In the Claims:

- 1. (Cancelled).
- 2. (Cancelled).
- 3. (Cancelled).
- 4. (Currently Amended). A receiver baseband apparatus, comprising:

an input unit adapted to receive an I and Q signal;

a first matched filter adapted to receive said I signal and generate an I filtered output therefrom;

a second matched filter adapted to receive said Q signal and generate a Q filtered output therefrom;

a processor programmed to perform the steps of:

detecting the presence of signal activity as input to said receiver baseband apparatus;

acquiring said signal once it is detected The apparatus according to claim 2, wherein said step of acquiring said signal comprises the steps of: by

inputting said signal to a first matched filter;

performing a first automatic gain control (AGC) acquisition;

performing timing acquisition;

inputting said signal to a second matched filter;

performing a second automatic gain control (AGC) acquisition;

performing fine frequency estimation; and

performing phase acquisition;

pre-tracking said signal once it is detected; and

tracking said signal once it is detected;



a decoder adapted to receive said I output signal and said Q output signal from said processor and to generate a decoded output therefrom;

a deinterleaver adapted to generate a deinterleaved output in accordance with said decoded output signal input thereto;

a forward error correction decoder adapted to generate output receive data in accordance with said deinterleaved output signal input thereto; and

a controller adapted to manage and control said input unit, first matched filter, second matched filter, said processor, said decoder, said deinterleaver and said forward error correction decoder.

5. (Currently Amended). A receiver baseband apparatus; comprising: an input unit adapted to receive an I and Q signal;

a first matched filter adapted to receive said I signal and generate an I filtered output therefrom;

a second matched filter adapted to receive said Q signal and generate a Q filtered output therefrom;

a processor programmed to perform the steps of:

detecting the presence of signal activity as input to said receiver baseband apparatus;

The apparatus according to claim 2, wherein said step of acquiring said signal comprises the step of by performing coarse phase acquisition on said signal once it is detected, wherein said step of performing coarse phase acquisition comprises the steps of:

rotating vectors z_n representing said signal into a single quadrant by an angle Θk ;

wiping off said $z_n(\Theta k)$ modulation;



summing the wiped off vectors $z_n(\Theta k)$;

determining the energy contained within a plurality of hypotheses; and selecting a single hypothesis from said plurality of hypotheses having the maximum energy;

pre-tracking said signal once it is detected; and

tracking said signal once it is detected;

a decoder adapted to receive said I output signal and said Q output signal from said processor and to generate a decoded output therefrom;

a deinterleaver adapted to generate a deinterleaved output in accordance with said decoded output signal input thereto;

a forward error correction decoder adapted to generate output receive data in accordance with said deinterleaved output signal input thereto; and

a controller adapted to manage and control said input unit, first matched filter, second matched filter, said processor, said decoder, said deinterleaver and said forward error correction decoder.

6. (Currently Amended). A receiver baseband apparatus, comprising: an input unit adapted to receive an I and Q signal;

a first matched filter adapted to receive said I signal and generate an I filtered output therefrom;

a second matched filter adapted to receive said Q signal and generate a Q filtered output therefrom;

a processor programmed to perform the steps of:

detecting the presence of signal activity as input to said receiver baseband apparatus;

acquiring said signal once it is detected;

Kont

pre-tracking said signal once it is detected by The apparatus according to claim 2, wherein said step of pre-tracking comprises the steps of:

inputting said signal to a matched filter;

performing automatic gain control (AGC) tracking;

performing timing tracking;

performing phase tracking;

generating I and Q soft decisions; and

determining whether signal lock has been achieved; and

tracking said signal once it is detected;

a decoder adapted to receive said I output signal and said Q output signal from said processor and to generate a decoded output therefrom;

a deinterleaver adapted to generate a deinterleaved output in accordance with said decoded output signal input thereto;

a forward error correction decoder adapted to generate output receive data in accordance with said deinterleaved output signal input thereto; and

a controller adapted to manage and control said input unit, first matched filter, second matched filter, said processor, said decoder, said deinterleaver and said forward error correction decoder.

7. (Currently Amended). A receiver baseband apparatus, comprising: an input unit adapted to receive an I and Q signal;

a first matched filter adapted to receive said I signal and generate an I filtered output therefrom;

a second matched filter adapted to receive said Q signal and generate a Q filtered output therefrom;

a processor programmed to perform the steps of:

CONT

detecting the presence of signal activity as input to said receiver baseband apparatus;

acquiring said signal once it is detected;

pre-tracking said signal once it is detected The apparatus according to claim 2, wherein said step of pre-tracking comprises the steps of by performing timing acquisition on K groups, each made up of N DFT estimates, each estimate calculated from blocks of 16 symbols, wherein said step of performing timing acquisition comprises ing the steps of:

calculating a timing estimate t_i based on a DFT for 16 contiguous symbols, i=1,...,N, thereby obtaining N DFT estimates each based on a block of symbols;

generating a histogram of said N DFT estimates t_i;

classifying a timing range said group the N estimates are in based on said histogram;

unwrapping said N DFT estimates and calculating their average T_i ; and unwrapping K average estimates T_i and performing a least square fit of said K averages so as to generate a final estimate; and

tracking said signal once it is detected;

a decoder adapted to receive said I output signal and said Q output signal from said processor and to generate a decoded output therefrom;

<u>a deinterleaver adapted to generate a deinterleaved output in accordance with</u>

<u>said decoded output signal input thereto;</u>

a forward error correction decoder adapted to generate output receive data in accordance with said deinterleaved output signal input thereto; and

M Cont

a controller adapted to manage and control said input unit, first matched filter, second matched filter, said processor, said decoder, said deinterleaver and said forward error correction decoder.

- 8. (Cancelled).
- 9. (Cancelled).
- 10. (Cancelled).
- 11. (Currently Amended). A receiver baseband apparatus, comprising: an input means-unit adapted to receive an I and Q signal;

an I matched filter adapted to receive said I signal and generate an I filtered output therefrom;

a Q matched filter adapted to receive said Q signal and generate a Q filtered output therefrom;

a processor programmed to:

perform automatic gain control (AGC) and generate an AG control signal therefrom;

perform timing detection and generate an A/D clock control signal therefrom;

perform phase detection and generate a voltage controlled oscillator (CVO) control signal therefrom;

a decoder adapted to receive said I output signal and said Q output signal from said processor and to generate a decoded output therefrom;

a deinterleaver adapted to generate a deinterleaved output in accordance with said decoded output signal input thereto;

a forward error correction decoder adapted to generate output receive data in accordance with said deinterleaved output signal input thereto; and

Cox

a controller adapted to manage and control said input meansunit, I matched filter, Q matched filter, said processor, said decoder, said deinterleaver and said forward error correction decoder.

12. (Currently Amended). The apparatus according to claim 11, wherein said processor is further operable to step of detecting the presence of signal activity comprises the steps of by:

performing initial automatic gain control (AGC) on said signal; performing signal decimation; and subsequently performing signal detection and frequency acquisition.

13. (Currently Amended). The apparatus according to claim 11, wherein said step of processor is further operable to acquireing said signal comprises the steps of by:

inputting said signal to a first matched filter;

performing a first automatic gain control (AGC) acquisition;

performing timing acquisition;

inputting said signal to a second matched filter;

performing a second automatic gain control (AGC) acquisition;

performing fine frequency estimation; and

performing phase acquisition.

14. (Currently Amended). The apparatus according to claim 11, wherein said step of processor is further operable to acquireing said signal comprises the step of by performing coarse phase acquisition on said signal, wherein said step of performing coarse phase acquisition comprises the steps of:

rotating vectors \mathbf{z}_n representing said signal into a single quadrant by an angle $\Theta \mathbf{k}$;

COK

wiping off said $z_n(\Theta k)$ modulation;

summing the wiped off vectors $z_n(\Theta k)$;

determining the energy contained within a plurality of hypotheses; and selecting a single hypothesis from said plurality of hypotheses having the maximum energy.

15. (Currently Amended). The apparatus according to claim 11, wherein said processor is further operable to step of pre-tracking said signal bycomprises the steps of:

inputting said signal to a matched filter;

performing automatic gain control (AGC) tracking;

performing timing tracking;

performing phase tracking;

generating I and Q soft decisions; and

determining whether signal lock has been achieved.

16. (Currently Amended). The apparatus according to claim 11, wherein said ste-of-processor is further operable to pre-tracking said signal by-comprises the steps of performing timing acquisition on K groups, each made up of N DFT estimates, each estimate calculated from blocks of 16 symbols, said step of-performing timing acquisition comprising the steps of:

calculating a timing estimate t_i based on a DFT for 16 contiguous symbols, i=1,...,N,

thereby obtaining N DFT estimates each based on a block of symbols; generating a histogram of said N DFT estimates t_i;

classifying a timing range said group the N estimates are in based on said histogram;

Anx con

Mond

unwrapping said N DFT estimates and calculating their average T_i ; and unwrapping K average estimates T_i and performing a least square fit of said

K averages so as to generate a final estimate.